Abstract-Moore's Law represents the cumulative effort by many participants to advance the productivity of electronic systems over the last 40+ years, resulting in enormous strides in the capability and ubiquity of electronics. This paper identifies the innovation challenges the semiconductor industry must overcome in order to propel the advance of semiconductor technology to the cadence of Moore's Law. Key examples will highlight the solutions needed to enable advanced transistor and nano-scale interconnect fabrication. Solutions for tomorrow's low voltage, low power process technologies will introduce new materials, unprecedented levels of interface control and new energy sources while at the same time addressing the increasing cost and complexity needed to sustain Moore's Law well into the future.
I. Introduction
T HIS PAPER surveys the key challenges faced in driving Moore's Law into the sub-10 nm regime. Primarily, the discussion covers the technical challenges facing the semiconductor industry as Moore's Law moves from its fifth to sixth decade. The technology roadmap to advance computing looks solid for the rest of this decade from a technical perspective. Therefore, the continuing revolution in computing technology towards ever increasing levels of capability and mobility is within reach.
The rapidly falling cost of computing has opened entirely new business models to monetize advanced technology. For example, in the consumer-facing end-market, vertical integration of capabilities including hardware, software, applications ("apps"), internet, e-commerce, and fulfillment has led to entirely different types of non-traditional "computer" companies in the form of Apple, Google and Amazon to name just a few. Given its tremendous economic and societal impact, this paper starts with a brief introduction to the significant economic challenges and business impact facing the semiconductor manufacturing industry. K. Schuegraf is with Cymer, Inc., San Diego, CA 92127 USA (e-mail: klaus − schuegraf@cymer.com).
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These challenges, if not met with creative, innovative and collaborative solutions, jeopardize sustaining the benefits of Moore's Law. First, semiconductor manufacturing is increasing exponentially in complexity. This complexity has multiple facets. The sheer number of transistors in a leading-edge integrated circuit now numbers in the billions. Managing design, debug, development, product introduction, yield, and manufacturing requires continued advances in the capability of the entire semiconductor ecosystem. The number of different films, materials and critical interfaces in the process flow is increasing dramatically. Each interaction must be carefully understood, controlled, and made reproducible to obtain stable yields at the high production volumes necessary to achieve return on the extraordinary capital invested in state-of-the-art fabrication facilities.
Second, cost is becoming a dominant concern in semiconductor manufacturing. The cost of manufacturing, whether measured by capital expenditure to achieve a given capacity level or measured by the cost to manufacture an integrated circuit die, is rapidly increasing. In the past, increased capital intensity resulted in reduced die-level manufacturing cost. Going forward, this gain is at risk. Furthermore, the cost of research and development to create leading-edge manufacturing processes is increasing due to the cost of capital for development equipment sets and the cost of complexity with so many human and technical interfaces needing to be carefully managed to deliver new manufacturing technologies at the two-year cadence of Moore's Law.
Finally, the cost of manufacturing and development is leading to significant concentration in the semiconductor manufacturing base.The top three semiconductor manufacturers now routinely account for more than 60% of capital investment on an annual basis. This concentrated buying power of products and services is driving the associated trend of consolidation in the supplier base, particularly for semiconductor capital equipment suppliers. Recent examples in the past year alone include the acquisitions of Varian by Applied Materials, Novellus by Lam Research, FSI by Tokyo Electron, and Cymer by ASML. This concentration of activity is leading to a reduction in the diversity of competing technology solutions. As such, new business models and collaboration models are developing to align and tightly integrate development roadmaps between manufacturers and equipment suppliers. With such high research and development costs, there is little or no margin for delay or failure.
2168-6734/$31.00 c 2013 IEEE On the technical front, this paper will explore the key drivers and responses to this business landscape. These include the challenges in patterning, the technology that creates the ever finer features needed for Moore's Law. Photolithography is a particularly critical technology, but so too are enabling technologies in precision etch and patterning films. Wafer scaling, the drive to migrate to more productive 450 mm wafers, is another critical technical problem, particularly for the equipment suppliers that must invent the new technologies needed to create films with precision requirements across a 50% larger manufacturing substrate. Finally, on the materials front, there is significant demand from the device roadmap for new materials for dielectrics and metals with excellent gap fill properties, thermal stability and compositional control. Additional challenges include the need to precisely engineer the interfaces between films. Metrology to assess in real time whether an interface, a film or a dimension is within manufacturing tolerance has become a critical capability for manufacturers and equipment suppliers alike. Fig. 1 illustrates the logic technology roadmap and alternatives for key components with timing for critical decision points for the next decade. Since logic technology has been driving the investment and innovation engine for semiconductor manufacturing for the last five years, this roadmap guides a significant fraction of R&D investments for device manufacturers and semiconductor capital equipment suppliers alike. Fig. 1 reflects an attempt by the authors to create a realistic, composite view of the technology roadmap. This view addresses a widespread concern that the ITRS roadmap insufficiently representsthe timing expected for introducing solutions to challenges for leading edge manufacture. As an illustrative roadmap, it is not meant to precisely communicate the roadmap of any particular semiconductor device manufacturer.
II. Technology Roadmap

A. Wafer Scaling
At the top level of the manufacturing roadmap is the call to migrate from 300 mm to 450 mm wafers. The demand for this significant new capability arises in response to a rapid increase in process complexity and manufacturing cost.This manufacturing cost is particularly influenced by the rapidly rising cost of patterning. The objective of moving manufacturing technology to 450 mm wafers is to lower the overall manufacturing cost on an area basis, as measured by cents/mm 2 .
B. Transistor
The transistor manufacturing process is experiencing an accelerating pace of innovation with the rapid migration to single-wafer processing. This trend is driven by the demand for new materials and unprecedented precision in film composition, dimensional control, and interface condition. First, new materials like SiGe were introduced with epitaxiallyinduced lattice strain for increased channel mobility. Then, the entire gate stack was migrated to high-k gate dielectric and metal gate to scale the effective oxide thickness (EOT) of the gate dielectric. Now, the industry is aggressively focused on quickly migrating to the FinFET transistor architecture. This three-dimensional architecture has superior electrostatic control, but relies on new processes and materials with an emphasis on conformality for deposited films and doping. In addition, the 3Dnature of the structure places unique challenges on etch, planarization, and inspection processes to create a yielding device. With the FinFET, the fin now becomes the smallest dimension of the device, a role previously played by the gate dimension, requiring significant innovation in dimensional control, structural integrity, and interfacial preparation.
Going forward, the FinFET will see dimensional scaling and the introduction of new channel materials. The electrostatic advantage of the FinFET may be insufficient for technology nodes beyond 5 nm, leading to the evolutionary alternative of GAA (Gate All Around), also referred to as nanowire transistors [1] . Research into the more revolutionary ultralow power alternatives such as Tunnel FET is also gaining momentum [2] .
C. Interconnect
Copper dual damascene [3] has been the workhorse technology for 300 mm manufacturing. Looking forward, the critical RC-delay metric is rising alarmingly at the 22 nm and 14 nm technology nodes -leading to significant concerns from circuit designers that interconnect may limit technology scaling [4] . Fortunately, the promising alternatives of either single damascene or subtractive interconnect are under consideration. These alternatives rely on a radically different set of materials formation for the bulk wire, the barrier, and insulating dielectrics. 
D. Memory
Embedded SRAM has served logic technology well for generations due to transistor compatibility with digital CMOS. For some niche applications, eDRAM provides a high density alternative with reasonable performance and power performance [5] . With lower power operation at advanced nodes, the stability of the SRAM is becoming more marginal. Since SRAM consumes a significant die area for logic ICs, Spin Transfer Torque MRAM (STT-MRAM) has attracted great interest as a low power, area efficient memory [6] . Additionally, non-volatile MRAMcan offer power savings in stand-by and re-boot modes. The key challenges in MRAM technology include angstrom-level precision in the deposition of magnetic materials and damage-free patterning to preserve the magnetic properties of the unit bit at small dimensions.
E. Patterning
The key challenges in patterning relate to the availability of a high productivity,direct-patterning lithography solution. Direct patterning, the conventional combination of a single lithography exposure followed by an etching pattern transfer from resist to an underlying film, is being supplanted by multi-patterning in the absence of a mature Extreme Ultraviolet (EUV) lithography solution. Multi-patterning relies on a significant increase in process complexity by combining several exposure, etch and deposition steps [7] , [8] . Furthermore, multi-patterning leads to severe layout restrictions and employs comprehensive use of computational lithography techniques. As multi-patterning evolves in progressive generations, the pain in terms of cost complexity and yield is rising. EUV remains a significant industry priority, but the search is increasing for alternatives. These include directed self-assembly and 3D vertical nanowires. Thislarge number of potential branch points in the technology roadmap is technically exciting and leaves room for competition to create an optimal solution. However, since manufacturing investments require certainty due to their longterm nature, it is important to create greater certainty in the roadmap direction prior to migrating to 450 mm manufacturing. Thus today there is intense effort to define "future proof" pathways for key aspects in the roadmap. To set a framework and context for the solutions needed for a roadmap consistent with Moore's law, it helps to begin with understanding the design rule boundary conditions. Fig. 2 illustrates the historical context of the dramatic reduction in integrated circuit feature according to Moore's law in the MOS transistor era. Gate length has been the defining critical dimension in advancing integration, providing benefits of improved performance, packing density, power consumption, and cost per transistor. Going forward, with the semiconductor industry transitioning to the 3DFinFET [9] - [11] , the fin dimension supplants the gate as the smallest feature. Table I provides an estimate to predict the trajectory of design rule scaling for critical dimensions in FinFET manufacturing technologies from the 22 nm to 7 nm nodes. Since today's state-of-the-art immersion 193 nm lithography systems can resolve features of approximately 40 nm on an 80 nm pitch, the table shows clearly that at 22 nm the fin layer, and in subsequent nodes, the interconnect layers will require alternative patterning solutions as EUV (13.6 nm) lithography with its promise to print 30 nm pitch structures is not yet viable. These solutions will likely draw on "multiple patterning" schemes based on immersion 193 nm lithography. One alternative relies on multiple Litho-Etch (LE) exposures, such as two-pass LE-LE or even three-pass LE-LE-LE. Conceptually, LithoFreeze-Litho-Etch (LF-LE) offers an appealing alternative, but finds limited practical application [12] . The LE-LE techniques are best suited for semi-regular structures limited by overlay constraints. Alternatively, spacer-based pitch division techniques like Self-Aligned Double Patterning (SADP) and Self-Aligned Quad Patterning (SAQP) can be used for highly periodic grids.
III. Design Rule Framework
The contact layer for a 10 nm node SRAM circuit illustrates the patterning complexity using immersion 193 nm Fig. 3 . a) Representitivelayout of SRAM FinFET layout and design rule at 10 nm node [13] - [15] . (b) and (c) illustrate the patterning steps needed to define contact to source/drain for 7 nm nodes as per design rules listed in Table 1. lithography. Fig. 3(a) shows a representative layout of a typical SRAM cell [13] - [15] , identifying the critical structural components desired in the SRAM cell, the fin, the gate and the contacts. Fig. 3(b) and (c) illustrate a likely sequence for patterning the source/drain contact layer. Fig. 3(b) shows a periodic set of lines with a 40 nm pitch to be likely formed using SADP. This structure will be transferred to a hard mask. Since contacts need to be electrically isolated to achieve unique access to each source and drain region, three 'cut' masks can be applied sequentially in LE-LE-LE fashion and transferred to the hard mask. Transferring the pattern from these four critical exposures (one for SADP, three for LE-LE-LE cut mask) completes the source/drain contact. The LE-LE-LE and SADP sequences are technically feasible and have reached production capability. Both techniques require new types of films for hard masks, conformal spacers, creative solutions for etch and materials removal with stringent dimensional uniformity requirements. These techniques also create the need for solutions with low defectivity to achieve high yield.
Similar analysis of the gate contact shows that it requires three patterning steps. In aggregate the contact layer requires seven patterning exposures unless the much anticipated EUV lithography using 13.6 nm wavelength can be introduced intoproduction. Apart from patterning, sculpting and dressing the features with various thin films with specific properties in 3D with atomic-level control of the interfaces is critical for device performance. The following two sections will cover some of the main challenges in scaled advanced transistor and nanoscale interconnect formation. Fig. 2 has largely followed the Dennard predictions for the structural dimensions of gate length (L g ),oxide thickness (X ox ) and junction depth (X j ), and to a lesser extent voltage scaling.Strict voltage scaling following the Dennard prediction has proven difficult in practice due to off-state leakage constraints, leading to limited scalability of device threshold voltage V t and supply voltage V cc . In practice, the supply voltage for planar CMOS integrated circuits has stopped scaling and has been stuck at approximately 1 Volt. This power and leakage constraint motivated the search for new pathways to achieve continued device performance improvements as aggressive gate length dimensional scaling became less practical. These newer pathways follow a "materials scaling" paradigm to differentiate from the classical dimensional scaling approach relying mostly on patterning and film thickness.
IV. Advanced Transistors
The materials scaling paradigm has led to an explosion of complexity in the new materials required to manufacture a modern planar MOS transistor. Each of these newly introduced materials brings its own unique challenges. These include material formation, compositional control, interfacial control, and metrology to name a few. With such stringent material constraints, single-wafer vacuum manufacturing processes are finding increasing use in front-end of line applications. Additionally, control over interfaces between these new and existing materials requires vacuum transfer to limit exposure to clean room and oxidizing ambients, leading to increased use of clustered vacuum processing in the manufacturing process.
New materials have been introduced for mobility scaling to complement L g scaling, starting with compressive and tensile dielectric stressors [16] , and leading to epitaxially-formed stress enhancement with SiGe [17] . Progressive generations of embedded SiGe stressors have incorporated increasingly higher Germanium concentrations to deliver improved transistor mobility [18] , [19] .
For the gate dielectric, dimensional scaling of the silicon dioxide gate insulator to approximately 2 nm oxide thickness was first enabled with single-wafer nitride hardening sequences [20] - [22] . Subsequently, materials with higher dielectric constant (high-k) were introduced to achieve the EOT predicted by the Dennard rule [18] , [23] . These materials drove significant changes in planar transistor architecture with the need for atomic control over the dielectric interface to the silicon transistor channel, the deposition of the highk dielectric itself, and customized annealing sequences to achieve stable interface trap densities. The change to the high-k gate dielectric itself proved insufficient and required a transition to metal gate electrodes chemically compatible with the high-k material. Where once a single, doped silicon polysilicon film was sufficient to form a gate electrode, now a complex stack with as many as six or seven thin metal films with precise dimensional and compositional control are needed to achieve desired device stability, workfunctions for V t control, and gate resistance.
To achieve junction depth X j scaling, various new implant and annealing technologies have found application. These include low-energy, high-purity implants as well as the adoption The FinFET architecture employs a "fin" of silicon surrounded by the gate on three of its sides, left right and top surfaces, making it a 3D transistor. UTB-SOI employs an ultra-thin silicon channel which lies below the gate dielectric layer, and sits on top of the buried oxide. Note that these cartoons are not to scale. Table 1 shows possible FinFET dimension evolution, where the "fin" in the FinFET architecture would be approximately half the gate length, and for the UTB-SOI architecture the channel thickness would be approximately one fifth of the gate length [24] .
of new species and conditions such as low temperature Carbon implants to scale junction thickness and improve junction leakage.
However, altogether all the new manufacturing technologies introduced to enable the material scaling paradigm have ultimately proved insufficient to achieve high-performance transistors operating at less than 1 Volt. The strong market growth and demand for mobile computing solutions is now driving transistor requirements. To create transistors with excellent performance below 1 Volt requires significant improvement in the electrostatic control of the transistor with the ultrathin body transistor options of the FinFET or FD-SOI [24] device as shown in Fig. 4(b) and (c), respectively. The Fin-FET appears to be the primary transistor scaling path for 14 nm technology nodes and beyond. The FinFET presents an additional 3D scaling paradigm to complement materials and dimensional scaling approaches. The 3D scaling paradigm promises to add significantly greater complexity as transistor manufacturing technology reaches beyond 10 nm. Fig. 5 identifies some of the key challenges in creating process technologies to enable the manufacture of advanced FinFET transistors. As the fin dimension becomes the smallest critical dimension in the 3D structure, with a feature size approaching 10 nm or less, structural integrity of the fin becomes paramount. All sources of variation from lithography, etching, and subsequent process steps need precise control to limit fin width variation to 1 nm or less. Additionally, new techniques are finding adoption to prevent fin erosion from silicon consumption due to spacer etch or even short oxidation processes. Process recipes must be optimized to prevent the thermal and plasma shocks that can lead to pattern collapse. Solutions to achieve precise control over the recess of isolation dielectrics are necessary as the recess dimension determines the effective channel width, which must be closely matched across the integrated circuit independent of pattern density effects. As new Germanium and III-V-based channel materials will likely see adoption beyond 10 nm, techniques to form robust fins with new materials and manage interface states will be critical for FinFET scaling. Fig. 5 illustrates many of the other key challenges in creating a robust and manufacturable FinFET technology. The 3D aspect of the FinFET places stringent requirements on the conformality of film deposition and doping processes. Similarly, etch processes must be tailored to avoid formation of undesired stringers and residues at the bottom of highaspect ratio features. The gate stack adds considerable process complexity with the need for conformal dielectric and metal films that achieve the same requirements as advanced materials used in planar structures or their bulk equivalents. Conformal processes demand new chemistries, either avoiding organometallic pre-cursors or employing low-energy treatments to remove undesirable Carbon or other by-products that degrade film properties. Fig. 6 illustrates the complexity of interactions between the many films and materials needed to optimize a FinFET metal gate structure consistent with the requirement of a self-aligned contact (SAC) [10] . The left side of Fig. 6 is a complicated integration sequence with conventional materials to achieve a metal-gate structure. This sequence requires two metal recess etches to create a metal gate cappedwith dielectric material for SAC formation. First, the workfunction materials are removed to add a low resistance tungsten strapping layer to the metal gate. The tungsten must then be etched back to create a cavity for the dielectric capping layer. The simplified integration sequence as shown on the right side of Fig. 6 , relies on a specially designed, low-resistance workfunction material that requires only a single etchback to insert the dielectric capping layer, avoiding the tungsten strapping layer. Furthermore, this approach shows better dimensional scalability in the form of improved small dimension resistance to enable simplified gate lengths scaling as shown in the center of Fig. 6 .
A. Advanced Transistor Scaling Challenges
B. Metal Gate Scaling
C. Parasitic Control
To scale below 10 nm, the FinFET will likely see additional refinements to achieve continued low-power performance benefits. These improvements are best considered from two perspectives. First, Fig. 7 shows technology concepts to improve upon the resistive and capacitive parasitic elements limiting the FinFET extrinsically. Second, new technologies are in development to improve intrinsic transistor performance. Fig. 7 shows the tremendous breadth of opportunities to use new scaled, conformal materials to reduce the parasitic limiters on FinFET performance. These include materials to improve metal gate resistance at small dimensions by engineering conformal, low resistivity n-and p-type workfunction metals. There are multiple approaches to attack various parasitic capacitances. These include gate-drain overlap capacitance resulting from the strong area overlap between the metal gate electrode and the stressor used to enhance mobility. Shaping technologies combined with conformal, low-k dielectrics to limit the overlap capacitance between gate and drain are promising as are new techniques to improve contact resistance by engineering the interface between the metal silicide and the junction. Additionally, fundamental improvements in the form of thinner barriers and new low-resistance fill materials promise to reduce contact resistance.
Enabling technologies to advance low-voltage intrinsic Fin-FET performance include higher-mobility channel materials based on Germanium and III-V compound semiconductors. Manufacturing will rely on processes that achieve low defect density by integrating the sequence of novel pre-clean techniques, lattice matching layers, and epitaxial growth of the channel material itself on a single vacuum mainframe. Gate dielectric scaling to thinner EOT on new-material 3D transistor channels will include conformal processes to control thinner interfacial layers, higher-k dielectrics and improved anneals to improve dielectric reliability for bias temperature instability and charge trapping. New channel materials will also drive improvements in annealing technology due to lower melting points and contact interface to overcome non-ohmic behavior. 
D. Future Transistors
Beyond 7 nm, alternatives to the FinFET can take the form of evolutionary device architectures such as horizontal gateall-around or nanowire structures which will require improved capability for nanowire formation, shape control and further refinements to conformality. Longer term and higher risk alternatives include vertical stacked gate-all-around (GAA) transistors, a schematic of which is shown in Fig. 8 .These will enable further compaction, resulting in some easing in the need to scale critical dimensionsor III-V based Tunnel FET transistors targeting 300 mV operationfor dramatically low power [2] , [25] .
V. Nano-Scale Interconnect
A. Interconnect Performance
While much attention is focused on transistor innovation, it is interconnect performance that is also now challenging Moore's law because of its performance and scaling limitations [26] , [4] . The last time interconnects were overhauled for performance reasons was more than 15 years ago when aluminum was replaced with copper interconnects fabricated in the revolutionary dual-damascene architecture [27] .
Copper dual-damascene interconnects provided superior lower resistance, and the incorporation of porous low-k dielectrics into this architecture drove down the capacitance -together these two materials have reduced RC delay and reduced energy consumption. However, the reduction of the low-k dielectric constant has slowed in recent years because as they become more porous these dielectric materials become fragile, unable to cope with the mechanical stress that chips undergo during packaging, and are also not robust enough to maintain their low-k properties through the dual-damascene process integration steps. In addition, the resistance of the interconnect is rising dramatically because of three main factors: (i) the conventional tantalum nitride/tantalum highresistance metallic barriers that block copper diffusion and prevent oxidation is taking up a larger fraction of the metal interconnect cross-section, (ii) surface scattering increases as critical dimension of the wire becomes smaller than the bulk mean free path of the electrons, and (iii) grain boundary scattering increases as the copper grain size scales approximately as the critical dimensions of the wire in dual-damascene fabricated interconnects [28] . Hence, the RC delay for interconnects has started to rise dramatically as the nodes shrink beyond 22 nm, driven by the rise in resistivity for conventional damascene copper interconnects, as illustrated in Fig. 9(a) . This dramatic rise in RC delay can be mitigated if disruptive technologies and integration schemes can be introduced to reduce electron scattering and significantly reduce the effective dielectric constant between interconnects.
We discuss below some of the possible solutions to reduce the RC delay rise. Fig. 9 (b) is a schematic cross-section of a possible architecture that would include some of these disruptive technologies.
B. Solutions to RC Delay
(i) Self-Forming Barriers (SFB): It has been shown that manganese-based films can react with silicon based dielectrics to create a self-forming dielectric barrier [29] . As illustrated in Fig. 10(a) and (b), these barriers could consume much less volume than the conventional tantalum nitride/tantalum (Ta(N)) barriers if deposited using a highly conformal chemical vapor deposition (CVD) or atomic layer deposition (ALD), thus reducing the resistivity of the wire.
In addition, if these barriers are engineered precisely, it should be possible to form a smooth copper-dielectric barrier interface with good adhesion if the manganese used in forming the SFB is entirely consumed to form a dielectric self-forming barrier. Such a metal-dielectric barrier interface should have specular electron scattering as compared to diffuse scattering that occurs with conventional Ta(N) barrier layers [30] . Further, the high diffusivity of manganese in copper would ensure that there would be no barrier at the via interface connecting metal layers. Hence the via resistance with manganese based SFB would also be significantly less than those formed with a conventional Ta(N), also shown in Fig. 10(c) and (d) . (ii) Subtractive Copper: Apart from diffuse sidewall scattering, the second significant resistive electron scattering contribution for damascene-defined interconnects is grain-boundary scattering. It has been shown that the grain size scales proportionally to the critical dimension of the wire in copper damascene technology [28] . If one is able to define interconnects by patterning copper wires, e.g. by etching copper films deposited using physical vapor deposition (PVD), the grain size would then be much larger. Etching copper has several challenges andappropriate etching chemistry, hardmask, and robust hardware is yet to be discovered. Following copper etch, the copper surface would need to be encapsulated with barrier/liner material before dielectric is introduced between interconnects. Additionally, new concepts will have to be invented to realize self-aligned via to enable tightest pitches and better reliability.
(iii) Air-Gap Engineering: The schematic in Fig. 9(b) shows an air-gap between the interconnects, which can be achieved by either replacing the dielectric mold in a damascene architecture or filling the gaps between etched copper lines with a low-k dielectric whose conformality can be controlled to engineer a repeatable air-gap location and size. In both approaches the low-k dielectric between the wires would not be exposed to some of the harsher process steps in the conventional damascene flow and hence would also retain its as deposited dielectric constant. The concept of air-gap engineering is being assessed for logic applications [31] as it would significantly reduce capacitance. The repeatability and mechanical reliability (electrical and mechanical) of air-gap engineered interconnects remain the biggest challenge.
(iv) Reliability: Double patterning is required to achieve sub-80 nm pitch interconnects in the absence of EUV lithography. Techniques such as LE-LE require precise overlay, which may lead to line-to-line and line-via shorting. While such techniques as self-aligned double patterning can be used for the metal to avoid intra-line issues, via patterning still requires LE-LE. Line-via shorting and time to dielectric breakdown (TDDB) metrics will be challenged. Self-aligned via is being used to solvethe via-metal overlay concerns at the same level, however, level-to-level mis-alignment will continue to drive TDDB concerns. Also, with the greater current densities achievable with advanced transistors, higher risk of electro-migration (EM) is a concern. Techniques such as selective capping using CoWP [32] or cobalt [33] of the most vulnerable top interface between copper and dielectric are at present being used to mitigate this risk but will probably need further interface engineering to increase bond strength at this interface.
C. Future Interconnects
Beyond the 7 nm node, materials such as tungsten could be viable alternatives to copper as metallic interconnects even though their bulk resistivity is higher than that of copper. The electron mean free path being shorter will lower the size-induced resistivity effect. Integration with no barrierliner layers with low k will be key. The preferred material choice would depend on the specific integration scheme.Single damascene or subtractive approaches of defining the wires would open up the possibility of alternating conductor material options for wires and vias. Longer term options include carbon nanotubes [34] ,ribbons [35] as well as nanowires made of single crystal silicides [36] .These options are subjects of intense research,although challenges remain in developing viable integration schemes and interface control. Further, high-end performance processors are trending towards highly parallel architectures where tens if not hundreds of computing cores could be made on a single die. Such dies would need terabits of data per second to be transferred onto and off the chip, data rates that are possibly steerable only with optical interconnects [37] . In the last few years, prototype chips with optical interconnects that are fully compatible with CMOS processing have been demonstrated, showing possible pathways for their adoption in products of the future [37] .
VI. Conclusion
This paper broadly reviews the critical challenges in the semiconductor manufacturing roadmap and affirms that the outlook for innovative technical solutions is bright. However, the increasing capital intensity of sustaining Moore's Law calls for innovative solutions to fund research and development investment -for semiconductor manufacturers and capital equipment suppliers alike. These solutions will propel Moore's Law into its sixth decade, benefiting humanity with the unprecedented capabilities of future mobile integrated systems.
